# Digitally Adjustable Differential Gain Stage 

Miha Gradišek, Drago Strle

Laboratory for Microelectronic, University of Ljubljana, Faculty of Electrical Engineering, Ljubljana, Slovenia


#### Abstract

Most ASIC's demand signal conditioning sub-circuits to modify various signal parameters; one of the important parameter is the gain. The presented configuration is based on the conventional R-2R structure which mainly suffers from the mismatch imperfections. The study shows possible approach to improve mismatch characteristic or enables us to take the advantage to increase bit resolution without mismatch deteriorations. The approach could be used to even further improve accuracy of the numerous previously described approaches [1], [2] which already eliminate high resolution mismatch imperfections. Paper presents the implementation of the gain stage with digital gain adjustment, in the range from 0.9 to 1.1 in 128 equidistant monotonous steps, nevertheless the approach could be implemented even for higher resolution stages. For robust design in terms of the fabrication process and harsh environment operation, a fully differential amplifier was designed in standard $0.18 \mu \mathrm{~m}$ CMOS technology. Designed amplifier in combination with resistive network is presented together with simulation results including the parasitic capacitances.


Keywords: digitally adjustable gain; resolution improvement; R-2R stage; deferentially balanced structure

# Digitalno nastavljiva diferencialna ojačevalna stopnja 

Izvleček: Večina namenskih integriranih vezij potrebuje podsklope vezij, ki skrbijo za obdelavo signalov in njihovih parametrov; pomemben parameter je ojačenje. Predstavljena konfiguracija bazira na konvencionalni R-2R strukturi, ki je znana po nezanemarljivem vplivu neidealnosti ujemanja elementov vezja. Študija predstavlja možen pristop za izboljšavo teh karakteristik oziroma nam omogoča povečanje ločljivosti ne da bi se pri tem poslabšale karakteristike ujemanja. Pristop se lahko uporabi na že znanih rešitvah za odpravo neidealnosti [1], [2] in tako še dodatno izboljša ločljivost. Delo predstavlja implementacijo ojačevalne stopnje z digitalno nastavljivim ojačenjem od 0.9 do $1.1 \vee 128$ ekvidistančnih monotonih korakih, vendar bi se lahko podoben pristop uporabil tudi za stopnje z večjo ločljivostjo. Robustno delovanje glede na proces izdelave in obratovale pogoje je dosežen z diferencialnim ojačevalnikom dizajniranim v standardni $0.18 \mu \mathrm{~m}$ CMOS tehnologiji. V članku je predstavljen načrtan ojačevalnik v kombinaciji z uporovnim vezjem skupaj s simulacijskimi rezultati vključujoč parazitne kapacitivnosti.

Ključne besede: digitalno nastavljivo ojačenje; izboljšanje ločljivosti; R-2R stopnja; diferencialno uravnotežena struktura

[^0]
## 1 Introduction

Common part of numerous analog ASIC's (Application Specific Integrated Circuits) incorporate circuits for signal conditioning. Modification of signal amplitude through gain adjustment presents one of the most frequently used approach. Several implementations are possible. In analog implementations the gain is changed using some nonlinear element in the feedforward or feedback path; the problem of such implementations is large distortions of the signal. In narrow band systems, this is acceptable, however, in our case, the system is wide band and thus analog nonlinear gain adjustment is not acceptable because we would like to
achieve the distortions in the range of $0.01 \%$. Thus, the only possibility is digital gain adjustment [3]. Each approach has associated advantages and disadvantages shortly described above. The important characteristics of the digital gain adjustment stage are: the resolution of gain steps, the responsivity, the distortions, the bandwidth, the area, and the final product cost.

The paper investigates a possible approach for digital gain adjustment using the similar circuit as known from the R-2R DA converters. The implementation is based on the conventional R-2R ladder structure to adjust the gain through the binary weighted currents. Com-
pared to other structures it has some advantages (for example small area and fast switching) and some disadvantages (for example non-monotonicity) [4], where non-monotonicity is more evident at higher number of bits. The monotonicity performance of a higher resolution stages could be improved by a numerous approaches as a resistor laser trimming procedure, binary LSB and unary MSB algorithmic segmentation [2], ordered element matching [1] and others. Some of them contributes to more complex digital logic with interconnection considerations taking into account wiring placement as a result of on-chip gradients, while some others enlarge inevitable die area as a result of inability of analog component accuracy at shrunk dimensions [2]. Mismatch suppression could be achieved with increased dimensions of the unit resistors as described with the Pelgrom's Law [5]. Nevertheless monotonicity could be improved even without increment of the resistor dimensions at the expense of additional $\mathrm{R}-2 \mathrm{R}$ structure presented in this work. Approach take the advantage of the fully-differential interconnection of both structures which yields higher robustness [6]. A method which maintains monotonicity of the gain stage with higher number of bits in the ASICs with two anti-phase shifted input signals is proposed.

The paper is organized as follows. Section 1 introduces the problem and explains why the R-2R structure is preferable. Section 2 describes the principle of operation, while Section 3 presents simulation results. Section 4 presents the layout and Section 5 concludes the article.

## 2 Circuit description

### 2.1 Principle of operation

The principle schematics of a fully differential, digitally adjustable gain stage is shown in the Fig. 1. It consists of a resistive network composed of two R-2R ladder structures and feedback resistors. The adjustable gain stage provides the gain in the range from 0.9 to 1.1. $R-2 R$ determined adjustable gain ( Gain $= \pm 0.1$ ) is superpositioned to the constant one (Gain=1) determined by feedback resistors $R_{F B 1}$ and $R_{F B 2}$. To take the advantage of the proposed approach of doubling gain range, input signals inp and inn should be anti-phase shifted as differential structure suppresses in-phase signals. In the case when multiplexer directly translates the portion, determined by the bits, of the signal inp to the upper amplifier feedback resistor $\boldsymbol{R}_{\text {FB2 }}$, the absolute amplitude of the output signal outn is increased and in contrary decreased in a case when the portion of the inn is crossed through a multiplexer and tied to the
upper resistor $\boldsymbol{R}_{\text {FB2 }}$. In this manner multiplexer with its switches permutates in-between two R-2R ladder structures and thus control whether the gain is increased or decreased. The proposed approach with differentially connected R-2R structures yields higher resolution compared to single-ended structure at the expense of increased die area. The stage has gain resolution equivalent to 7 bits. According to the desired gain, determined by the six bits $\boldsymbol{b}_{\boldsymbol{i}}(i=0,1, \ldots 5)$ plus additional one $\boldsymbol{b}_{6}$ for multiplexer (sign bit), the portion of the current from the $\mathrm{R}-2 \mathrm{R}$ structure is connected either to the signal ground or to the summing point at the input node of a differential amplifier. Resistor $\boldsymbol{R}_{\text {FB2 }}$ in combination with differential TIA (trans-impedance amplifier) serves as a current to voltage converter. Two differential output signals are kept around the signal ground with a help of common mode feedback circuit (CM block in the Fig. 1). Output common signals are assured by a help of additional amplifier which compares the voltage $\boldsymbol{V}_{c m}$ to the reference voltage (i.e. signal ground) and provides error correction through the feedback biasing signal $V_{\text {CMB }}$ (Fig. 2).


Figure 1: Simplified schematic of a fully differential, balanced, R-2R adjustable gain stage.

### 2.2 Resistive network

The gain of the stage is composed of two super-positioned contributions. The constant one is determined by the ratio $f / \boldsymbol{n}$ of resistors $\boldsymbol{R}_{F B 1}$ and $\boldsymbol{R}_{F B 2}$ while the variable one is based on the adjustable R-2R stage determined by binary weighted currents delivered to the virtual ground of the TIA from the R-2R stage. Values of resistors are determined in a way to achieve a desired gain range from 0.9 to 1.1 in 128 equidistant monotonous steps. Desired gain steps can be realized according to (1) by setting unit resistors multiplication factors to $\boldsymbol{k}=153, \boldsymbol{n}=16$ and $\boldsymbol{f}=16$ (see (1)).

$$
\begin{equation*}
\text { Gain }=-\left(\sum_{i=0}^{5} \frac{R_{U}}{(k+1) R_{U} 2^{5-b_{i}}} \frac{b_{i}}{2 R_{U}}(-1)^{b_{6}}+\frac{1}{n R_{U}}\right) f R_{U} \tag{1}
\end{equation*}
$$

Unit resistance is selected appropriately to provide on one side sufficient accuracy and bandwidth, and on the other side to maintain low noise and low current con-
sumption. The resistors should exhibit high linearity (low voltage coefficient), small temperature coefficient, acceptable noise, small parasitic capacitance and good matching properties. This is accomplished by appropriate size of the unit resistor and appropriate layout. Considering mentioned parameters, high resistive poly resistor is used [4]. Unit resistance $\boldsymbol{R}_{\boldsymbol{U}}$ is composed of foundry minimal recommendation of five squares. Used high resistive poly resistor with sheet resistance of approximately $350 \Omega /$ W yields $\boldsymbol{R}_{\boldsymbol{u}} \cong 1.836 \mathrm{k} \Omega$.

### 2.3 Switches

In order to realize high accuracy of gain adjustment, it is essential to properly construct the switches as well. Weighted currents in the R-2R branches call for scaled switches from the one with a minimum conduction resistance for $b_{5}$ to the switch with maximum resistance for $b_{0}$, which has 32 times larger resistance compared to the switch $\mathrm{b}_{5}$. Nevertheless, maximum resistance of each switch should be much smaller than the unit resistance $\boldsymbol{R}_{U}$. To meet the switch conduction requirements, they should be adequately dimensioned. For the same reason, multiplexer switches should be properly designed as well. In general, large switches have relative large parasitic capacitance that affects the speed and stability. However, R-2R switches in the proposed approach do not experience any voltage change as they are tied to the signal ground node. This is convenient in terms of the system bandwidth. R-2R and multiplexer switches are constructed as transmission gates with complementary MOSFETs with different dimensions to maintain approx. linear resistance over different voltages. In addition, dummy MOSFETs are added to the nodes, to reduce the clock feedthrough effect and off channel charge injection during switching and to ensure the same loading of all driving lines, thus to mitigate the gain transition glitches. Remaining imperfections during gain adjustment are empirically determined by simulations and solved with time delayed control lines through buffered inverters.

### 2.4 Differential trans-impedance amplifier

Fully differential TIA with feedback resistances $\mathbf{R}_{\text {FB2 }}$ converts currents out of the resistive R-2R network and $\mathbf{R}_{\mathrm{FB} 1}$ to two differential output signals. Since closed loop configuration impact overall system bandwidth and stability, the TIA is based on the folded cascode architecture (Fig. 2). Sufficient unity-gain bandwidth is needed to overcome the gain variations at the frequency of the signal. Poorly designed TIA, in terms of bandwidth, can at high frequencies cause large gain variations. TIA is composed of a PMOS differential pair (M3, M4) with tail current of $200 \mu \mathrm{~A}$, which is distributed between two NMOS transistors (M5, M6). Each of them
drains additional current of $40 \mu \mathrm{~A}$ from PMOS load (M7, M8). To clearly present configuration, additional cascode transistors for performance improvement are missing in the simplified schematic. Output stage is based on the common source configuration with Miller compensation.


Figure 2: Transimpedance amplifier based on the folded cascade architecture.

TIA must be stable under all conditions, therefore a differential and common mode stability is assured using appropriate frequency compensation circuitry. It should be properly designed using appropriate feedback capacitor $C_{\text {FB }}$ (Fig. 1), which implements low pass filtering characteristics. This capacitance compensates influence of the parasitic capacitance of the switches in the R-2R ladder structure.

## 3 Simulation results

The circuitry is designed in TSMC 180nm CMOS technology and characterized using Cadence Virtuoso environment. Process verification includes all process corners: typical, low-slow, slow-fast, fast-slow, fast-fast and/or statistical variations: MC, MM; complete temperature range from $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ and supply voltage range from $3 \mathrm{~V}-5 \mathrm{~V}$.

Principle of operation of gain adjustment is presented in the Fig. 3. The gain is equal to 1 when the bits $b_{5}-b_{0}$


Figure 3: Gain adjustment: (a) signal at the output of the amplifier, (b) status of controlling bits $b_{0}$ to $b_{5^{\prime}}$ (c) status of multiplexer bit $b_{6}$.
are set to low independently of the multiplexer bit $\mathrm{b}_{6}$. When $\mathrm{b}_{6}$ is low, enabled $\mathrm{b}_{0}-\mathrm{b}_{5}$ bits increase the gain up to 1.1 and when $b_{6}$ is high the gain is decreased from 1 down to 0.9 in 127 equidistant steps.

Figure 4 shows transient response to 500 kHz input square signal. The system settles $2 \mu$ s after power-on.


Figure 4: Transient response at gain: $0.9,1$ and 1.1 for 500 kHz square-wave input signal.

Implementation with two 6-bit R-2R ladder structures yields better accuracy as one with single 7-bit R-2R structure. In the Fig. 5, the matching accuracy of two 7-bits R-2R ladder based structures are presented. Fig. 5(b) shows LSB gain variations for proposed approach with two 6-bit R-2R structures and multiplexer which implements the $\mathrm{b}_{6}$ compared to the previous design [4] with one 7-bit R-2R structure presented in Fig. 5(a). One 6-bit R-2R structure provides adjustable gain range of 0.1 which is doubled over constant gain of 1 with a help of an additional 6-bit R-2R and multiplexer, while 7-bit $R-2 R$ have to provide an adjustable gain range of 0.2 above the constant gain of 0.9 . Distribution of the LSB gain shows improvement of the standard deviation of the proposed approach compared to the previous one for approximately $40 \%$.


Figure 5: LSB gain variation: (a) mismatch of the previous design and (b) mismatch for proposed approach.

Closed loop AC characteristics of the amplifier with digital gain adjustments are presented in the Fig. 6, for gains set to $0.9,1$ and 1.1. At higher frequencies, the gain characteristics starts to distort as a result of process influence to the gain bandwidth of the TIA. Nevertheless, closed-loop gain characteristics at low frequencies are mainly affected by the mismatch contribution of the R-2R structure [7]. It is evident in the case when
an ideal amplifier is used and $\mathrm{R}-2 \mathrm{R}$ mismatch is the main contributor to the overall gain variations, which are listed in the Table 1.

Table 1: Influence of process and mismatch variations on the LSB gain using real and ideal TIA.

|  | Real amplifier |  | Ideal amplifier |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Std. dev. | Std. dev. | Std. dev. | Std. dev. |
|  | $\begin{gathered} \mathrm{@} \\ 100 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \text { @ } \\ 500 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \hline @ \\ 100 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} \text { @ } \\ 500 \mathrm{kHz} \end{gathered}$ |
| Process | 8.20E-05 | $1.83 \mathrm{E}-03$ | 1.42E-07 | 3.46E-06 |
| Mismatch | 2.90E-04 | $4.58 \mathrm{E}-04$ | 2.82E-04 | $2.82 \mathrm{E}-04$ |



Figure 6: Closed-loop characteristic for the gain stage with gain variations 0.9, 1 and 1.1.

Figure 7 shows open loop differential AC characteristics. Most critical phase margin of $53^{\circ}$ is met at 12.7 MHz for 3 V power supply, fast-fast corner and at temperature of $150^{\circ} \mathrm{C}$. Fig. 8 shows AC characteristics for common mode feedback signal $\left(\boldsymbol{V}_{\text {CM }}\right)$. It shows stable behavior and provides the appropriate output common signal.


Figure 7: Differential open-loop gain and phase characteristics.

The offset of the complete gain stage is generated inside the TIA, as a result of the mismatch of the MOSFETs in the input differential stage. Offset distribution based on Monte-Carlo simulation is shown in the Fig. 9. The maximum input offset is 3 mV and is included in the evaluation of the system performance.


Figure 8: Open-loop gain and phase characteristics of the common mode feedback signal $\mathrm{V}_{\mathrm{CM}}$.


Figure 9: TIA input offset for mismatch variations.
The CMRR behavior of the gain stage with added input offset voltage of 3 mV is shown in the Fig. 10. The presented characteristics show that the amplifier input offset deteriorate CMRR performance as it is proportional to the invert value of the offset [8].


Figure 10: CMRR with and without added offset.
The important parameter is also a phase shift at the highest frequency of 500 kHz . The worst phase shift of $14^{\circ}$ happens as expected at the largest gain, for supply voltage of 5.5 V , at $150^{\circ} \mathrm{C}$ and max process variation of the R-2R structure. This deviation could be trimmed in the separate process of the phase shifting. Typical power consumption is $660 \mu \mathrm{~A}$ at 3.3 V supply voltage, typical process parameters and $25^{\circ} \mathrm{C}$. It is increased to 860 $\mu \mathrm{A}$ at 5.5 V supply voltage, fast-fast process parameters corner and at $150^{\circ} \mathrm{C}$.

## 4 Layout

The layout of the stage is presented in the Fig. 11. It is symmetrical. As already mentioned, the $\mathrm{R}-2 \mathrm{R}$ implementations are prone to glitches during gain switching. Appropriate control logic is realized in a way to equalize digital control signals delay. The resistors mismatch is improved by using the optimum width of the resistors ( $R_{u}$ dimensions $4 \mu \mathrm{mx} 20 \mu \mathrm{~m}$ ). In addition, the surrounding of all resistors must be the same, which is achieved using appropriate dummy resistors that reduce the edge effects. Analog inputs are shielded from the digital signals. For higher accuracy, sensitive current mirrors and differential stage of the TIA are protected with additional dummy devices. Signal ground tracks are wide enough to minimize voltage drops across the gain stage. Overall silicon area occupies approximately $0.2 \mathrm{~mm}^{2}$.


Figure 11: Layout of adjustable gain ratio cell.

## 5 Conclusions

This paper presents design, optimization and implementation of a digitally adjustable gain stage, based on R-2R structure. Proposed approach yields performance improvements in terms of the accuracy compared to the previous realizations. Designed TIA is implemented in a way to provide sufficient bandwidth of the system together with the parasitic contributions of the resistive network and switches. The characteristics of the amplifier are verified in terms of process and mismatch variations as well as supply voltage and temperature.

## 6 References

1. You Li, Tao Zeng, and Degang Chen, 'A high resolution and high accuracy R-2R DAC based on ordered element matching', in 2013 IEEE

International Symposium on Circuits and Systems (ISCAS2013), Beijing, 2013, pp. 1974-1977.https:// doi.org/10.1109/ISCAS.2013.6572256
2. G. Radulov, P. Quinn, H. Hegt, and A. H. M. van Roermund, Smart and Flexible Digital-to-Analog Converters. Dordrecht: Springer Netherlands, 2011. https://doi.org/10.1007/978-94-007-0347-6
3. W. Xu, R.Zhang, and C. Shi,'Research of segmented 8bit voltage-mode R-2R ladder DAC', 2015, pp.1-4. https://doi.org/10.1109/ASICON.2015.7517105
4. Miha Gradišek, Janez Trontelj, and Drago Strle, 'High precision adjustable gain stage', Conference proceedings 2017, pp. 102-107, 2017.
5. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, 'Matching properties of MOS transistors', IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989. https://doi.org/10.1109/ JSSC.1989.572629
6. A. Abba, A. Manenti, F. Caponio, and A. Geraci, 'High Performance Analog Front-End for Digital Spectroscopy', IEEE Transactions on Nuclear Science, vol. 57, no. 4, pp. 2173-2177, Aug. 2010. https://doi.org/10.1109/TNS.2010.2049658
7. M. P. Kennedy, 'On the robustness of R-2R ladder DACs', IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 47, no. 2, pp. 109-116, Feb. 2000. https://doi. org/10.1109/81.828565
8. Jian Zhou and Jin Liu, 'On the measurement of common-mode rejection ratio', IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, no. 1, pp. 49-53, Jan. 2005. https://doi.org/10.1109/ TCSII.2004.838332

Arrived: 31.08. 2018
Accepted: 27.12. 2018


[^0]:    * Corresponding Author's e-mail: miha.gradisek@fe.uni-lj.si

